Chaim Baskin

Bio Title

resume

I am a Post-doctoral research associate at the Computer Science department, Technion, working with Prof. Alex Bronstein and incoming Prof. Or Litany. I am affiliated to VISTA and ISL labs.

Previously, I was a research intern at Intel labs hosted by Dr. Ron Banner. I received my Ph.D. from CS, Technion where I was advised by Prof. Alex Bronstein and Prof. Avi Mendelson.

I received my M.Sc from EE Department under supervision of Prof. Avi Mendelson, Technion and B.Sc in EE from Ort Braude.

My research interests include: Neural Networks compression, reduced supervision learning, representation learning and graph neural networks.

My research intrests: Efficient Inference & Training of Deep Neural Networks; Hardware Architectures for Machine Learning; Representation Learning; Graph Neural Networks; Computer Vision; Signal & Image Processing.

VISTA Contacts

Dr. Chaim Baskin
The Henry and Marilyn Taub
Department of Computer Science
Technion – Israel Institute of Technology
Haifa 3200003
Israel
Office:123, Taub Building
Phone:+972 4 829123
E-mail:E-mail address button

News

24 Oct, 2021 Two ML papers accepted: (1) how to train huge NLP trasformers using pipelines (ATC'21) and (2) how to train faster by using approximate tensor products (NeurIPS'21)
17 Sep, 2021 SpecFuzz, which allows to fuzz executables to detect Spectre vulnerabilities, won the 1st prize in CSAW Europe competition. Congtrats to our collaborators Oleksii Oleksenko and Christof Fetzer from TU Drezden!
12 Jun, 2021 The paper by Lior Zeno and our MSR collaborators on a Distributed Shared Memory framework for Programmable Switches (SwishMem) will be presented at HotNets'20!

Selected Publications

C. Baskin, B. Chmiel, E. Zheltonozhskii, R. Banner, A. M. Bronstein, A. Mendelson, "Publication Topic Computer Vision"
C. Baskin, B. Chmiel, E. Zheltonozhskii, R. Banner, A. M. Bronstein, A. Mendelson, "CAT: Compression-aware training for bandwidth reduction"
C. Baskin, B. Chmiel, E. Zheltonozhskii, R. Banner, A. M. Bronstein, A. Mendelson, "Publication Topic Hardware Architectures for Machine Learning"